Timing Speculation in Multi-Cycle Data Paths
نویسندگان
چکیده
منابع مشابه
Studies on Multi-Cycle Paths of Sequential Circuits
The timing analysis and optimization of sequential circuits become more and more important with the advances of VLSI technologies. We should cope with the clock frequency more than 2 GHz near the future. The clock frequencies of sequential circuits are decided based on the maximum delay time of paths between clocked flip-flops under the assumption that all paths propagate signals within one clo...
متن کاملArithmetic Data Value Speculation
Value speculation is currently widely used in processor designs to increase the overall number of instructions executed per cycle (IPC). Current methods use sophisticated prediction techniques to speculate on the outcome of branches and execute code accordingly. Speculation can be extended to the approximation of arithmetic values. As arithmetic operations are slow to complete in pipelined exec...
متن کاملManaging contamination delay to improve Timing Speculation architectures
Timing Speculation (TS) is a widely known method for realizing better-than-worstcase systems. Aggressive clocking, realizable by TS, enable systems to operate beyond specified safe frequency limits to effectively exploit the data dependent circuit delay. However, the range of aggressive clocking for performance enhancement under TS is restricted by short paths. In this paper, we show that incre...
متن کاملData value speculation in superscalar processors
Data dependences are a major limitation to the amount of instruction-level parallelism (ILP) that current processors can achieve. Data value speculation is a promising emerging approach that can eliminate the ordering imposed by data dependences. The objective of this work is to establish the performance potential of data value speculation. First, we study the performance of data value speculat...
متن کاملMulti-byte Regular Expression Matching with Speculation
Intrusion prevention systems determine whether incoming traffic matches a database of signatures, where each signature in the database represents an attack or a vulnerability. IPSs need to keep up with ever-increasing line speeds, which leads to the use of custom hardware. A major bottleneck that IPSs face is that they scan incoming packets one byte at a time, which limits their throughput and ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Computer Architecture Letters
سال: 2017
ISSN: 1556-6056
DOI: 10.1109/lca.2016.2580501